

Sub
1 a1
2
3
4

[illegible]

3. A tamper resistant processor system, comprising:
processor boards;
an encrypted computer program;
a non-volatile memory, operatively connected to said processor boards, for storing
said encrypted computer program and sending said encrypted computer programs to
address destinations on said processor boards;
multi-component chip modules for receiving and de-encrypting said encrypted
computer program and sending said de-encrypted computer programs to memory
components on said multi-component chip modules.

10

address destinations on said processor boards and for receiving and storing encrypted data resulting from the processing of the input data; and
multi-component chip modules for receiving and de-encrypting said encrypted data, sending said de-encrypted data to memory components on said multi-chip modules, for storing the results of processing the de-encrypted data, and for encrypting the results before sending to storage or network external to the multi-component chip modules.

8. A method for protecting a processor system from tampering, said method comprising the steps of:
a) mounting IC components on a single substrate as a multi-component module or as the contents of a multi-component module;
b) converting encrypted data, received over a bus from a non-volatile memory, into its original unencrypted form;
c) sending the de-encrypted data to appropriate locations in memory located in the multi-component module;
d) encrypting processing result data that is being sent to storage or networks external to the multi-component module; and
e) protecting the multi-component module using one or a combination of an obscurant, deceptive patterns, and tamper detection/destruction mechanisms.

9. A tamper resistant processor system, comprising:
a multi-component chip module including:
a CPU; and
an in-line real time de-encryption chip;
one or more memory chips, operatively connected to said in-line real time de-encryption chip, said multi-component chip module encrypting out put to said one or more memory chips; and
a memory controller selecting between secured and un-secured memory over a processor buss.